

**AMENDMENTS TO THE CLAIMS:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (Currently Amended) Apparatus for processing data, said apparatus comprising:

a plurality of different memories, each having a plurality of memory storage locations associated with respective memory addresses, said plurality of different memories having different mappings between physical memory locations and logical addresses associated with said physical memory locations;

a self-test controller operable to control self-test of said plurality of different memories including generating physical memory address signals; and

a plurality of mapping circuits, each of said plurality of mapping circuits corresponding to a respective one of said plurality of different memories and circuit for each of said plurality of memories, said mapping circuit being operable to map said physical memory address signals generated by said self-test controller to corresponding logical address signals for use by said a respective one of said plurality of different memories to perform a memory test based upon a physical position of said plurality of memory storage locations; and

a processor core,

wherein said processor core, said plurality of different memories at least one memory and said self-test controller are formed together on an integrated circuit, and

wherein each of said plurality of said mapping circuits circuit is part of an interface circuit disposed between said self-test controller and said plurality of different memories corresponding memory, said interface circuit being operable to adapt values and timings of signals passed between said self-test controller and said respective one of said plurality of

different memories to accommodate differing value and timing properties of said ~~respective one~~ of said plurality of different memories.

2. (Currently Amended) Apparatus as claimed in claim 1, wherein said physical memory address signals include row address signals and column address signals for addressing one of ~~said plurality of different memories~~ ~~a~~ memory having a row and column layout.

3. (Currently Amended) Apparatus as claimed in claim 1, wherein said mapping circuit is operable to map first physical memory address signals addressing a first memory location and second physical memory address signals addressing a second memory location to first logical address signals addressing said first memory location and second logical address signals addressing said second memory location respectively such that a memory test being performed by said self-test controller and based upon relative physical position of said first memory location and said second memory location still operates when one of said plurality of different memories ~~said at least one memory~~ is addressed with said logical address signals.

4. (Currently Amended) Apparatus as claimed in claim 1, wherein at least one of said plurality of different memories ~~said at least one memory~~ is a synthesized memory or a custom memory.

5. (Canceled).

6. (Canceled).

7. (Canceled).

8. (Currently Amended) A method of testing a plurality of different memories of a data processing apparatus having a processor core, each of said plurality of different memories having a plurality of memory storage locations associated with respective memory addresses, said plurality of different memories having different mappings between physical memory

locations and logical addresses associated with said physical memory locations said method comprising the steps of:

generating physical memory address signals using a self-test controller; and mapping, for each of said plurality of different memories being tested, said physical memory address signals to corresponding logical address signals for use by a respective one of said plurality of different memories to perform a memory test based upon a physical position of said plurality of memory storage locations,

wherein the processor core, said plurality of different memories, and said self-test controller are formed together on an integrated circuit, and

wherein values and timings of signals passed to each of said plurality of different memories are adapted to accommodate differing value and timing properties of the respective one of said plurality of different memories.

9. (Currently Amended) A method as claimed in claim 8, wherein said physical memory address signals include row address signals and column address signals for addressing one of said plurality of different memories a memory having a row and column layout.

10. (Currently Amended) A method as claimed in claim 8, wherein first physical memory address signals addressing a first memory location and second physical memory address signals addressing a second memory location are mapped to first logical address signals addressing said first memory location and second logical address signals addressing said second memory location respectively such that a memory test being performed based upon relative physical position of said first memory location and said second memory location still operates one of said plurality of different memories ~~when said at least one memory~~ is addressed with said logical address signals.

SLOBODNIK  
Appl. No. 10/022,213  
October 27, 2005

11. (Currently Amended) A method as claimed in claim 8, wherein at least one of said plurality of different memories ~~said memory~~ is a synthesized memory or a custom memory.
12. (Canceled).
13. (Canceled).
14. (Canceled).